A contention-free tbit/sec packet-s witching architecture for ATM over WDM networks

Itamar Telhanany, Dan Sadot

Research output: Contribution to journalArticlepeer-review

5 Scopus citations


Future high-speed switches and routers will be expected to support a large number of ports at high line rates carrying traffic with diverse statistical properties. Accordingly, scheduling mechanisms will be required to handle Tbit/sec aggregated capacity while providing quality of service (QoS) guarantees. In this paper a novel high-capacity switching scheme for ATM/WDM networks is presented. The proposed architecture is contention-free, scalable, easy to implement and requires no internal "speedup." Non-uniform destination distribution and bursty cell arrivals are examined when studying the switching performance. Simulation results show that at an aggregated throughput of 1 Tbit/sec, low latency is achieved, yielding a powerful solution for high-performance packet-switch networks.

Original languageEnglish
Pages (from-to)225-230
Number of pages6
JournalIEICE Transactions on Communications
Issue number2
StatePublished - 1 Jan 2000


  • Global considerations
  • QoS (quality-of-service)
  • Scheduling
  • Tbit routers

ASJC Scopus subject areas

  • Software
  • Computer Networks and Communications
  • Electrical and Electronic Engineering


Dive into the research topics of 'A contention-free tbit/sec packet-s witching architecture for ATM over WDM networks'. Together they form a unique fingerprint.

Cite this