Adaptive multiple-resolution CMOS active pixel sensor

Evgeny Artyomov, Orly Yadid-Pecht

Research output: Contribution to journalArticlepeer-review

24 Scopus citations

Abstract

A smart image sensor with adaptive multiple resolution ability is presented. This sensor is based on the quadtree decomposition algorithm, which decomposes an image into square homogeneous regions. After the image is segmented, only the value of the block and its size are stored or transmitted. On-chip implementation can solve the information bottleneck problem by reducing the amount of data for transmission. Good compression results can be achieved for scenes with predominant and homogeneous backgrounds. The algorithm is implemented on chip in a mixed-signal column parallel architecture in 0.35μm 4M2P n-well TSMC CMOS technology available through MOSIS. Typical power dissipation for the test chip with 32 × 32 pixels is 70 mW at VDD = 3.3 V.

Original languageEnglish
Pages (from-to)2178-2186
Number of pages9
JournalIEEE Transactions on Circuits and Systems I: Regular Papers
Volume53
Issue number10
DOIs
StatePublished - 1 Jan 2006

Keywords

  • Active pixel sensor (APS)
  • CMOS imagers
  • Compression
  • Image sensor
  • Multiple resolution
  • Quadtree decomposition (QTD)
  • VLSI

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Fingerprint

Dive into the research topics of 'Adaptive multiple-resolution CMOS active pixel sensor'. Together they form a unique fingerprint.

Cite this