Adaptive multiple resolution CMOS active pixel sensor

Evgeny Artyomov, Orly Yadid-Pecht

Research output: Contribution to journalConference articlepeer-review

7 Scopus citations


A smart image sensor with adaptive multiple resolution ability is presented. This sensor is based on the Quadtree Decomposition algorithm, which decomposes an image into square homogeneous regions. After the image is segmented, only the value of the block and its size are stored or transmitted. On chip implementation can solve the information bottleneck problem by reducing the amount of data for transmission. Good compression results can be achieved for scenes with predominant background. The algorithm is implemented on chip in a mixed signal, column parallel architecture in 0.35μm 4M2P n-well TSMC CMOS technology available through MOSIS, Typical power dissipation for the test chip with 32×32 pixels is 70mW at VDD = 3.3V.

Original languageEnglish
Pages (from-to)IV-836-IV-839
JournalProceedings - IEEE International Symposium on Circuits and Systems
StatePublished - 7 Sep 2004
Event2004 IEEE International Symposium on Cirquits and Systems - Proceedings - Vancouver, BC, Canada
Duration: 23 May 200426 May 2004

ASJC Scopus subject areas

  • Electrical and Electronic Engineering


Dive into the research topics of 'Adaptive multiple resolution CMOS active pixel sensor'. Together they form a unique fingerprint.

Cite this