An 800 Mhz Mixed-VT 4T gain-cell embedded DRAM in 28 nm CMOS bulk process for approximate computing applications

Robert Giterman, Alexander Fish, Narkis Geuli, Elad Mentovich, Andreas Burg, Adam Teman

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

13 Scopus citations

Abstract

Gain-cell embedded DRAM (GC-eDRAM) is an attractive alternative to traditional SRAM, due to its high-density, low-leakage, and inherent 2-ported operation, yet, its dynamic nature leads to limited retention time that requires periodic, power-hungry refresh cycles. This drawback is further aggravated in scaled technologies, where increased leakage currents and decreased in-cell storage capacitances lead to accelerated data integrity deterioration. However, the emerging approximate computing paradigm utilizes the inherent error resilience of some applications to tolerate data errors. Such error tolerance can be exploited by reducing the refresh rate in GC-eDRAM to achieve a substantial decrease in power consumption, at the cost of an increase in cell failure probability. In this paper, we present the first fabricated and fully functional GC-eDRAM in a 28nm bulk CMOS technology. The array, which is based on a novel mixed-VT 4T bitcell, can be used in both traditional and for approximate computing applications, featuring a small silicon footprint and supporting high-performance operation. Silicon measurements demonstrate successful operation at 800 Mhz under a 900 mV supply, while retaining almost 30% lower area than a singleported 6T SRAM in the same technology.

Original languageEnglish
Title of host publicationESSCIRC 2017 - 43rd IEEE European Solid State Circuits Conference
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages308-311
Number of pages4
ISBN (Electronic)9781509050253
DOIs
StatePublished - 2 Nov 2017
Externally publishedYes
Event43rd IEEE European Solid State Circuits Conference, ESSCIRC 2017 - Leuven, Belgium
Duration: 11 Sep 201714 Sep 2017

Publication series

NameESSCIRC 2017 - 43rd IEEE European Solid State Circuits Conference

Conference

Conference43rd IEEE European Solid State Circuits Conference, ESSCIRC 2017
Country/TerritoryBelgium
CityLeuven
Period11/09/1714/09/17

ASJC Scopus subject areas

  • Instrumentation
  • Hardware and Architecture
  • Electrical and Electronic Engineering
  • Computer Networks and Communications

Fingerprint

Dive into the research topics of 'An 800 Mhz Mixed-VT 4T gain-cell embedded DRAM in 28 nm CMOS bulk process for approximate computing applications'. Together they form a unique fingerprint.

Cite this