Design Constraints Generalization for Series-Stacked Buffer based Active DC Links

Pavel Strajnikov; Nissim Amar; Vladimir Yuhimenko; Ilan Aharon; Alon Kuperman

doi:10.1109/TIE.2023.3260341

Design Constraints Generalization for Series-Stacked Buffer based Active DC Links

Pavel Strajnikov, Nissim Amar, Vladimir Yuhimenko, Ilan Aharon, Alon Kuperman

Department of Electrical & Computer Engineering

Research output: Contribution to journal › Article › peer-review

Abstract

Series-stacked buffer (SSB) based active DC links aim to increase power density by replacing bulky DC link capacitor with series connection of significantly lower valued capacitor and auxiliary bidirectional DC/AC converter. SSB design constraint describing quantitative relation between passive components values and system power rating was established to achieve minimal remaining DC link voltage ripple magnitude. This letter generalizes the above requirement, revealing that allowing non-minimum magnitude of residual DC link voltage ripple releases other design constraints, yielding a more optimal solution in terms of full-rating capacitance utilized and/or auxiliary bidirectional DC/AC converter volt-ampere rating. Experimental results validate the proposed methodology, matching corresponding analytical predictions.

Original language	English
Pages (from-to)	1-3
Number of pages	3
Journal	IEEE Transactions on Industrial Electronics
DOIs	https://doi.org/10.1109/TIE.2023.3260341
State	Accepted/In press - 1 Jan 2023

Keywords

Active DC link
Amplitude modulation
Barium
Capacitance
Capacitors
SSB
Steady-state
Voltage
Voltage control
reduced rating converter

ASJC Scopus subject areas

Control and Systems Engineering
Electrical and Electronic Engineering

Access to Document

10.1109/TIE.2023.3260341

Cite this

@article{9e1c933c2e4a41aba2acf18ab9df690c,

title = "Design Constraints Generalization for Series-Stacked Buffer based Active DC Links",

abstract = "Series-stacked buffer (SSB) based active DC links aim to increase power density by replacing bulky DC link capacitor with series connection of significantly lower valued capacitor and auxiliary bidirectional DC/AC converter. SSB design constraint describing quantitative relation between passive components values and system power rating was established to achieve minimal remaining DC link voltage ripple magnitude. This letter generalizes the above requirement, revealing that allowing non-minimum magnitude of residual DC link voltage ripple releases other design constraints, yielding a more optimal solution in terms of full-rating capacitance utilized and/or auxiliary bidirectional DC/AC converter volt-ampere rating. Experimental results validate the proposed methodology, matching corresponding analytical predictions.",

keywords = "Active DC link, Amplitude modulation, Barium, Capacitance, Capacitors, SSB, Steady-state, Voltage, Voltage control, reduced rating converter",

author = "Pavel Strajnikov and Nissim Amar and Vladimir Yuhimenko and Ilan Aharon and Alon Kuperman",

note = "Publisher Copyright: IEEE",

year = "2023",

month = jan,

day = "1",

doi = "10.1109/TIE.2023.3260341",

language = "English",

pages = "1--3",

journal = "IEEE Transactions on Industrial Electronics",

issn = "0278-0046",

publisher = "Institute of Electrical and Electronics Engineers",

}

TY - JOUR

T1 - Design Constraints Generalization for Series-Stacked Buffer based Active DC Links

AU - Strajnikov, Pavel

AU - Amar, Nissim

AU - Yuhimenko, Vladimir

AU - Aharon, Ilan

AU - Kuperman, Alon

N1 - Publisher Copyright: IEEE

PY - 2023/1/1

Y1 - 2023/1/1

N2 - Series-stacked buffer (SSB) based active DC links aim to increase power density by replacing bulky DC link capacitor with series connection of significantly lower valued capacitor and auxiliary bidirectional DC/AC converter. SSB design constraint describing quantitative relation between passive components values and system power rating was established to achieve minimal remaining DC link voltage ripple magnitude. This letter generalizes the above requirement, revealing that allowing non-minimum magnitude of residual DC link voltage ripple releases other design constraints, yielding a more optimal solution in terms of full-rating capacitance utilized and/or auxiliary bidirectional DC/AC converter volt-ampere rating. Experimental results validate the proposed methodology, matching corresponding analytical predictions.

AB - Series-stacked buffer (SSB) based active DC links aim to increase power density by replacing bulky DC link capacitor with series connection of significantly lower valued capacitor and auxiliary bidirectional DC/AC converter. SSB design constraint describing quantitative relation between passive components values and system power rating was established to achieve minimal remaining DC link voltage ripple magnitude. This letter generalizes the above requirement, revealing that allowing non-minimum magnitude of residual DC link voltage ripple releases other design constraints, yielding a more optimal solution in terms of full-rating capacitance utilized and/or auxiliary bidirectional DC/AC converter volt-ampere rating. Experimental results validate the proposed methodology, matching corresponding analytical predictions.

KW - Active DC link

KW - Amplitude modulation

KW - Barium

KW - Capacitance

KW - Capacitors

KW - SSB

KW - Steady-state

KW - Voltage

KW - Voltage control

KW - reduced rating converter

UR - http://www.scopus.com/inward/record.url?scp=85151532646&partnerID=8YFLogxK

U2 - 10.1109/TIE.2023.3260341

DO - 10.1109/TIE.2023.3260341

M3 - Article

AN - SCOPUS:85151532646

SN - 0278-0046

SP - 1

EP - 3

JO - IEEE Transactions on Industrial Electronics

JF - IEEE Transactions on Industrial Electronics

ER -

Design Constraints Generalization for Series-Stacked Buffer based Active DC Links

Abstract

Keywords

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this