Digital background calibration of ultra-high-speed time-interleaved of PAM4 2-bit DACs

Gilad Katz; Russ Romano; Tony Zortea

doi:10.1016/j.aeue.2019.04.026

Digital background calibration of ultra-high-speed time-interleaved of PAM4 2-bit DACs

Gilad Katz
, Russ Romano
, Tony Zortea

Research output: Contribution to journal › Article › peer-review

2 Scopus citations

Abstract

Sample-time error (STE) between time-interleaved channels is one of the main limitations on the performance of time-interleaved digital to analog converters (DACs). This paper presents techniques for detecting and correcting the STE in ultra-high speed 53 GBaud 4-level pulse amplitude modulation (PAM4) with a 2-bit DAC. Simulation results and lab measurements of a TSMC 16 nm CMOS process are presented. Test results show that the peak-to-peak STE of the 53 GBaud DAC is improved by more than one order of magnitude.

Original language	English
Pages (from-to)	83-88
Number of pages	6
Journal	AEU - International Journal of Electronics and Communications
Volume	107
DOIs	https://doi.org/10.1016/j.aeue.2019.04.026
State	Published - 1 Jul 2019
Externally published	Yes

Keywords

Calibration
Digital to analog converter (DAC)
PAM4
Sample-time error (STE)
Skew
Time-interleaved

ASJC Scopus subject areas

Electrical and Electronic Engineering

Access to Document

10.1016/j.aeue.2019.04.026

Cite this

@article{d3c55e83ad0a4d84989881b0f00611fe,

title = "Digital background calibration of ultra-high-speed time-interleaved of PAM4 2-bit DACs",

abstract = "Sample-time error (STE) between time-interleaved channels is one of the main limitations on the performance of time-interleaved digital to analog converters (DACs). This paper presents techniques for detecting and correcting the STE in ultra-high speed 53 GBaud 4-level pulse amplitude modulation (PAM4) with a 2-bit DAC. Simulation results and lab measurements of a TSMC 16 nm CMOS process are presented. Test results show that the peak-to-peak STE of the 53 GBaud DAC is improved by more than one order of magnitude.",

keywords = "Calibration, Digital to analog converter (DAC), PAM4, Sample-time error (STE), Skew, Time-interleaved",

author = "Gilad Katz and Russ Romano and Tony Zortea",

note = "Publisher Copyright: {\textcopyright} 2019 Elsevier GmbH",

year = "2019",

month = jul,

day = "1",

doi = "10.1016/j.aeue.2019.04.026",

language = "English",

volume = "107",

pages = "83--88",

journal = "AEU - International Journal of Electronics and Communications",

issn = "1434-8411",

publisher = "Elsevier GmbH",

}

TY - JOUR

T1 - Digital background calibration of ultra-high-speed time-interleaved of PAM4 2-bit DACs

AU - Katz, Gilad

AU - Romano, Russ

AU - Zortea, Tony

PY - 2019/7/1

Y1 - 2019/7/1

N2 - Sample-time error (STE) between time-interleaved channels is one of the main limitations on the performance of time-interleaved digital to analog converters (DACs). This paper presents techniques for detecting and correcting the STE in ultra-high speed 53 GBaud 4-level pulse amplitude modulation (PAM4) with a 2-bit DAC. Simulation results and lab measurements of a TSMC 16 nm CMOS process are presented. Test results show that the peak-to-peak STE of the 53 GBaud DAC is improved by more than one order of magnitude.

AB - Sample-time error (STE) between time-interleaved channels is one of the main limitations on the performance of time-interleaved digital to analog converters (DACs). This paper presents techniques for detecting and correcting the STE in ultra-high speed 53 GBaud 4-level pulse amplitude modulation (PAM4) with a 2-bit DAC. Simulation results and lab measurements of a TSMC 16 nm CMOS process are presented. Test results show that the peak-to-peak STE of the 53 GBaud DAC is improved by more than one order of magnitude.

KW - Calibration

KW - Digital to analog converter (DAC)

KW - PAM4

KW - Sample-time error (STE)

KW - Skew

KW - Time-interleaved

UR - https://www.scopus.com/pages/publications/85066145675

U2 - 10.1016/j.aeue.2019.04.026

DO - 10.1016/j.aeue.2019.04.026

M3 - Article

AN - SCOPUS:85066145675

SN - 1434-8411

VL - 107

SP - 83

EP - 88

JO - AEU - International Journal of Electronics and Communications

JF - AEU - International Journal of Electronics and Communications

ER -

Digital background calibration of ultra-high-speed time-interleaved of PAM4 2-bit DACs

Abstract

Keywords

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this