Dual VDD block based CMOS image sensor - Preliminary evaluation

Qing Gao, Orly Yadid-Pecht

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

2 Scopus citations

Abstract

An image sensor with dual power supply of 1.8V and 1.1V is proposed. The sensor works on blocks of 88 pixels and the power supply for each block is selected according to the estimated variance inside the block. For the blocks with large variance, 1.8V is chosen to achieve high imaging performance; otherwise, 1.1V is used to save power. Preliminary evaluation of the imager performance based on simulations for TSMC 0.18 m CMOS technology is given. The estimated amount of power saved by the proposed imager varies from image to image. Theoretically, up to 37% of power can be saved for images with predominant background, while no noticeable quality degradation of the reconstructed pictures after compression and decompression is perceived (PSNR reduced by less than 1.5 dB).

Original languageEnglish
Title of host publication2011 IEEE International Symposium of Circuits and Systems, ISCAS 2011
Pages1820-1823
Number of pages4
DOIs
StatePublished - 2 Aug 2011
Externally publishedYes
Event2011 IEEE International Symposium of Circuits and Systems, ISCAS 2011 - Rio de Janeiro, Brazil
Duration: 15 May 201118 May 2011

Publication series

NameProceedings - IEEE International Symposium on Circuits and Systems
ISSN (Print)0271-4310

Conference

Conference2011 IEEE International Symposium of Circuits and Systems, ISCAS 2011
Country/TerritoryBrazil
CityRio de Janeiro
Period15/05/1118/05/11

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Fingerprint

Dive into the research topics of 'Dual VDD block based CMOS image sensor - Preliminary evaluation'. Together they form a unique fingerprint.

Cite this