Efficiency optimization of a step-down switched capacitor converter for subthreshold

Natan Krihely; Sam Ben-Yaakov; Alexander Fish

doi:10.1109/TVLSI.2012.2231888

Efficiency optimization of a step-down switched capacitor converter for subthreshold

Natan Krihely, Sam Ben-Yaakov, Alexander Fish

Department of Electrical & Computer Engineering

Research output: Contribution to journal › Article › peer-review

7 Scopus citations

Abstract

In this brief, an efficient voltage scalable switched capacitor converter (SCC) for 1.1 V battery-powered digital system is presented. The SCC employs a binary resolution technique to preserve high efficiency at load voltages down to sub-200 mV while keeping the efficiency high. The proposed converter can be configured into four topologies to support subthreshold output levels of 0.18-0.6 V. The converter is designed in a standard lowpower 40-nm CMOS TSMC process. Simulation results show that the efficiency of the SCC can be improved by 10%-11% in the vicinity of V_DD=200mV as compared to one using a conventional approach. An optimization strategy for designing multi-topology SCC is presented to improve the effectiveness of the circuit and to preserve efficiency over large load voltages.

Original language	English
Article number	6423300
Pages (from-to)	2353-2357
Number of pages	5
Journal	IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Volume	21
Issue number	12
DOIs	https://doi.org/10.1109/TVLSI.2012.2231888
State	Published - 1 Feb 2013

Keywords

Dc-dc power converter
design optimization
low-power electronics
subthreshold design
switched capacitor circuits

ASJC Scopus subject areas

Software
Hardware and Architecture
Electrical and Electronic Engineering

UN SDGs

This output contributes to the following UN Sustainable Development Goals (SDGs)

Access to Document

10.1109/TVLSI.2012.2231888

Cite this

@article{4411d4447e22493eb14e5d454e23d195,

title = "Efficiency optimization of a step-down switched capacitor converter for subthreshold",

abstract = "In this brief, an efficient voltage scalable switched capacitor converter (SCC) for 1.1 V battery-powered digital system is presented. The SCC employs a binary resolution technique to preserve high efficiency at load voltages down to sub-200 mV while keeping the efficiency high. The proposed converter can be configured into four topologies to support subthreshold output levels of 0.18-0.6 V. The converter is designed in a standard lowpower 40-nm CMOS TSMC process. Simulation results show that the efficiency of the SCC can be improved by 10%-11% in the vicinity of VDD=200mV as compared to one using a conventional approach. An optimization strategy for designing multi-topology SCC is presented to improve the effectiveness of the circuit and to preserve efficiency over large load voltages.",

keywords = "Dc-dc power converter, design optimization, low-power electronics, subthreshold design, switched capacitor circuits",

author = "Natan Krihely and Sam Ben-Yaakov and Alexander Fish",

year = "2013",

month = feb,

day = "1",

doi = "10.1109/TVLSI.2012.2231888",

language = "English",

volume = "21",

pages = "2353--2357",

journal = "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",

issn = "1063-8210",

publisher = "Institute of Electrical and Electronics Engineers",

number = "12",

}

TY - JOUR

T1 - Efficiency optimization of a step-down switched capacitor converter for subthreshold

AU - Krihely, Natan

AU - Ben-Yaakov, Sam

AU - Fish, Alexander

PY - 2013/2/1

Y1 - 2013/2/1

N2 - In this brief, an efficient voltage scalable switched capacitor converter (SCC) for 1.1 V battery-powered digital system is presented. The SCC employs a binary resolution technique to preserve high efficiency at load voltages down to sub-200 mV while keeping the efficiency high. The proposed converter can be configured into four topologies to support subthreshold output levels of 0.18-0.6 V. The converter is designed in a standard lowpower 40-nm CMOS TSMC process. Simulation results show that the efficiency of the SCC can be improved by 10%-11% in the vicinity of VDD=200mV as compared to one using a conventional approach. An optimization strategy for designing multi-topology SCC is presented to improve the effectiveness of the circuit and to preserve efficiency over large load voltages.

AB - In this brief, an efficient voltage scalable switched capacitor converter (SCC) for 1.1 V battery-powered digital system is presented. The SCC employs a binary resolution technique to preserve high efficiency at load voltages down to sub-200 mV while keeping the efficiency high. The proposed converter can be configured into four topologies to support subthreshold output levels of 0.18-0.6 V. The converter is designed in a standard lowpower 40-nm CMOS TSMC process. Simulation results show that the efficiency of the SCC can be improved by 10%-11% in the vicinity of VDD=200mV as compared to one using a conventional approach. An optimization strategy for designing multi-topology SCC is presented to improve the effectiveness of the circuit and to preserve efficiency over large load voltages.

KW - Dc-dc power converter

KW - design optimization

KW - low-power electronics

KW - subthreshold design

KW - switched capacitor circuits

UR - http://www.scopus.com/inward/record.url?scp=84886727749&partnerID=8YFLogxK

U2 - 10.1109/TVLSI.2012.2231888

DO - 10.1109/TVLSI.2012.2231888

M3 - Article

AN - SCOPUS:84886727749

SN - 1063-8210

VL - 21

SP - 2353

EP - 2357

JO - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

JF - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

IS - 12

M1 - 6423300

ER -

Efficiency optimization of a step-down switched capacitor converter for subthreshold

Abstract

Keywords

ASJC Scopus subject areas

UN SDGs

Access to Document

Other files and links

Fingerprint

Cite this