Efficiency optimization of a step-down switched capacitor converter for subthreshold

Natan Krihely, Sam Ben-Yaakov, Alexander Fish

Research output: Contribution to journalArticlepeer-review

7 Scopus citations


In this brief, an efficient voltage scalable switched capacitor converter (SCC) for 1.1 V battery-powered digital system is presented. The SCC employs a binary resolution technique to preserve high efficiency at load voltages down to sub-200 mV while keeping the efficiency high. The proposed converter can be configured into four topologies to support subthreshold output levels of 0.18-0.6 V. The converter is designed in a standard lowpower 40-nm CMOS TSMC process. Simulation results show that the efficiency of the SCC can be improved by 10%-11% in the vicinity of VDD=200mV as compared to one using a conventional approach. An optimization strategy for designing multi-topology SCC is presented to improve the effectiveness of the circuit and to preserve efficiency over large load voltages.

Original languageEnglish
Article number6423300
Pages (from-to)2353-2357
Number of pages5
JournalIEEE Transactions on Very Large Scale Integration (VLSI) Systems
Issue number12
StatePublished - 1 Feb 2013


  • Dc-dc power converter
  • design optimization
  • low-power electronics
  • subthreshold design
  • switched capacitor circuits

ASJC Scopus subject areas

  • Software
  • Hardware and Architecture
  • Electrical and Electronic Engineering


Dive into the research topics of 'Efficiency optimization of a step-down switched capacitor converter for subthreshold'. Together they form a unique fingerprint.

Cite this