FPGA implementation of pAsynch design paradigm

Yehuda Rudin, Itamar Levi, Alexander Fish, Osnat Keren

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

Abstract

Information leakage through physical channels is a major security vulnerability for embedded hardware. Power analysis is a well known technique used for side channel attacks. This paper overviews a new design paradigm, dubbed pAsynch, recently proposed by our group as an effective circuit level countermeasure against Power Analysis Attacks. pAsynch utilizes both the internal state and random signals to uniformly spread the information-carrying energy within the clock period. This paper is based on previous publications discussing pAsynch in detail and focuses on the practical implementation of pAsynch protection scheme on FPGA, overcoming some of the inherent challenges associated with the clocking scheme that is the basis of this technique. We show that pAsynch can provide h/w security with low overhead, making it suitable for energy/area constrained applications.

Original languageEnglish
Title of host publication2019 10th IFIP International Conference on New Technologies, Mobility and Security, NTMS 2019 - Proceedings and Workshop
PublisherInstitute of Electrical and Electronics Engineers Inc.
ISBN (Electronic)9781728115429
DOIs
StatePublished - 1 Jun 2019
Externally publishedYes
Event10th IFIP International Conference on New Technologies, Mobility and Security, NTMS 2019 - Canary Islands, Spain
Duration: 24 Jun 201926 Jun 2019

Publication series

Name2019 10th IFIP International Conference on New Technologies, Mobility and Security, NTMS 2019 - Proceedings and Workshop

Conference

Conference10th IFIP International Conference on New Technologies, Mobility and Security, NTMS 2019
Country/TerritorySpain
CityCanary Islands
Period24/06/1926/06/19

Keywords

  • FPGA
  • Hardware security
  • Information leakage
  • PAsynch
  • Pseudo asynchronous
  • Side channel

ASJC Scopus subject areas

  • Safety, Risk, Reliability and Quality
  • Media Technology
  • Computer Networks and Communications
  • Computer Science Applications
  • Information Systems and Management

Fingerprint

Dive into the research topics of 'FPGA implementation of pAsynch design paradigm'. Together they form a unique fingerprint.

Cite this