Abstract
The sensitivity in bulk silicon (Si) and in silicon-on-insulator (SOI) ion sensitive field-effect transistor (ISFET) is determined according to its manufacturing process, geometry, and the selected materials. However, in SOI ISFETs the back gate biasing plays a major part in device sensitivity. It is shown that in fully depleted SOI ISFET the existing charge coupling between the front and back interfaces allows for gain optimization in terms of both gain increase and widening of the conventional gain peak. This stands in contrast with bulk Si ISFET where only a single channel exists. Here we report gain increase in ∼40% and increase in gain peak width of ∼250%.
Original language | English |
---|---|
Article number | 083902 |
Journal | Applied Physics Letters |
Volume | 93 |
Issue number | 8 |
DOIs | |
State | Published - 15 Sep 2008 |
Externally published | Yes |
ASJC Scopus subject areas
- Physics and Astronomy (miscellaneous)