Skip to main navigation Skip to search Skip to main content

Power-management architecture of the intel microarchitecture code-named Sandy Bridge

  • Efraim Rotem
  • , Alon Naveh
  • , Avinash Ananthakrishnan
  • , Eliezer Weissmann
  • , Doron Rajwan

Research output: Contribution to journalArticlepeer-review

402 Scopus citations

Abstract

Modern microprocessors are evolving into system-on-a-chip designs with high integration levels, catering to ever-shrinking form factors. Portability without compromising performance is a driving market need. An architectural approach that's adaptive to and cognizant of workload behavior and platform physical constraints is indispensable to meeting these performance and efficiency goals. This article describes power-management innovations introduced on Intel's Sandy Bridge microprocessor.

Original languageEnglish
Pages (from-to)20-27
Number of pages8
JournalIEEE Micro
Volume32
Issue number2
DOIs
StatePublished - 1 Mar 2012
Externally publishedYes

Keywords

  • Sandy Bridge
  • Turbo Boost
  • energy management
  • power management

ASJC Scopus subject areas

  • Software
  • Hardware and Architecture
  • Electrical and Electronic Engineering

Fingerprint

Dive into the research topics of 'Power-management architecture of the intel microarchitecture code-named Sandy Bridge'. Together they form a unique fingerprint.

Cite this