Time domain design of digital compensators for PWM DC-DC converters

Mor Mordechai Peretz; Sam Ben-Yaakov

doi:10.1109/APEX.2007.357620

Time domain design of digital compensators for PWM DC-DC converters

Department of Electrical & Computer Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

7 Scopus citations

Abstract

A time-domain design method for digital controller of PWM DC-DC converters that was developed, tested by simulations and verified experimentally. The proposed approach is based on the fact that the closed-loop response of a digitally controlled system is largely determined by the first few samples of the compensator. This concept is used to fit a digital PID template to the desired response. The proposed controller design method is carried out in the time domain and thus, bypasses errors related to continuous to discrete domain transformation and discretization. Digital PID controllers for a Buck and Boost type converters were implemented experimentally on a TMS320LF2407 DSP core. The measured closed-loop attributes were 3.5KHz bandwidth and phase margin of 40° for the Buck converter, and 1.6 KHz and 40° for the Boost. Good agreement was found between the design goals and the experimentally determined response.

Original language	English
Title of host publication	APEC 2007 - 22nd Annual IEEE Applied Power Electronics Conference and Exposition
Pages	887-893
Number of pages	7
DOIs	https://doi.org/10.1109/APEX.2007.357620
State	Published - 1 Dec 2007
Event	APEC 2007 - 22nd Annual IEEE Applied Power Electronics Conference and Exposition - Anaheim, CA, United States Duration: 25 Feb 2007 → 1 Mar 2007

Conference

Conference	APEC 2007 - 22nd Annual IEEE Applied Power Electronics Conference and Exposition
Country/Territory	United States
City	Anaheim, CA
Period	25/02/07 → 1/03/07

ASJC Scopus subject areas

Electrical and Electronic Engineering

Access to Document

10.1109/APEX.2007.357620

Cite this

@inproceedings{b0916cf0ae8947b19056c392e16f6b73,

title = "Time domain design of digital compensators for PWM DC-DC converters",

abstract = "A time-domain design method for digital controller of PWM DC-DC converters that was developed, tested by simulations and verified experimentally. The proposed approach is based on the fact that the closed-loop response of a digitally controlled system is largely determined by the first few samples of the compensator. This concept is used to fit a digital PID template to the desired response. The proposed controller design method is carried out in the time domain and thus, bypasses errors related to continuous to discrete domain transformation and discretization. Digital PID controllers for a Buck and Boost type converters were implemented experimentally on a TMS320LF2407 DSP core. The measured closed-loop attributes were 3.5KHz bandwidth and phase margin of 40° for the Buck converter, and 1.6 KHz and 40° for the Boost. Good agreement was found between the design goals and the experimentally determined response.",

author = "Peretz, \{Mor Mordechai\} and Sam Ben-Yaakov",

year = "2007",

month = dec,

day = "1",

doi = "10.1109/APEX.2007.357620",

language = "English",

isbn = "1424407133",

pages = "887--893",

booktitle = "APEC 2007 - 22nd Annual IEEE Applied Power Electronics Conference and Exposition",

note = "APEC 2007 - 22nd Annual IEEE Applied Power Electronics Conference and Exposition ; Conference date: 25-02-2007 Through 01-03-2007",

}

Peretz, MM & Ben-Yaakov, S 2007, Time domain design of digital compensators for PWM DC-DC converters. in APEC 2007 - 22nd Annual IEEE Applied Power Electronics Conference and Exposition., 4195824, pp. 887-893, APEC 2007 - 22nd Annual IEEE Applied Power Electronics Conference and Exposition, Anaheim, CA, United States, 25/02/07. https://doi.org/10.1109/APEX.2007.357620

TY - GEN

T1 - Time domain design of digital compensators for PWM DC-DC converters

AU - Peretz, Mor Mordechai

AU - Ben-Yaakov, Sam

PY - 2007/12/1

Y1 - 2007/12/1

N2 - A time-domain design method for digital controller of PWM DC-DC converters that was developed, tested by simulations and verified experimentally. The proposed approach is based on the fact that the closed-loop response of a digitally controlled system is largely determined by the first few samples of the compensator. This concept is used to fit a digital PID template to the desired response. The proposed controller design method is carried out in the time domain and thus, bypasses errors related to continuous to discrete domain transformation and discretization. Digital PID controllers for a Buck and Boost type converters were implemented experimentally on a TMS320LF2407 DSP core. The measured closed-loop attributes were 3.5KHz bandwidth and phase margin of 40° for the Buck converter, and 1.6 KHz and 40° for the Boost. Good agreement was found between the design goals and the experimentally determined response.

AB - A time-domain design method for digital controller of PWM DC-DC converters that was developed, tested by simulations and verified experimentally. The proposed approach is based on the fact that the closed-loop response of a digitally controlled system is largely determined by the first few samples of the compensator. This concept is used to fit a digital PID template to the desired response. The proposed controller design method is carried out in the time domain and thus, bypasses errors related to continuous to discrete domain transformation and discretization. Digital PID controllers for a Buck and Boost type converters were implemented experimentally on a TMS320LF2407 DSP core. The measured closed-loop attributes were 3.5KHz bandwidth and phase margin of 40° for the Buck converter, and 1.6 KHz and 40° for the Boost. Good agreement was found between the design goals and the experimentally determined response.

UR - https://www.scopus.com/pages/publications/46449095155

U2 - 10.1109/APEX.2007.357620

DO - 10.1109/APEX.2007.357620

M3 - Conference contribution

AN - SCOPUS:46449095155

SN - 1424407133

SN - 9781424407132

SP - 887

EP - 893

BT - APEC 2007 - 22nd Annual IEEE Applied Power Electronics Conference and Exposition

T2 - APEC 2007 - 22nd Annual IEEE Applied Power Electronics Conference and Exposition

Y2 - 25 February 2007 through 1 March 2007

ER -

Time domain design of digital compensators for PWM DC-DC converters

Abstract

Conference

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this